Sisyphus repository
Last update: 21 january 2021 | SRPMs: 17776 | Visits: 20102202
en ru br
ALT Linux repos
S:0.4.0.56.gd594c71-alt1

Group :: Engineering
RPM: python3-module-migen

 Main   Changelog   Spec   Patches   Sources   Download   Gear   Bugs and FR  Repocop 

Current version: 0.4.0.56.gd594c71-alt1
Build date: 10 february 2017, 15:30 ( 205.9 weeks ago )
Size: 188.69 Kb

Home page:   https://github.com/m-labs/migen

License: BSD-style
Summary: A Python toolbox for building complex digital hardware
Description:

Despite being faster than schematics entry, hardware design with Verilog and
VHDL remains tedious and inefficient for several reasons. The event-driven model
introduces issues and manual coding that are unnecessary for synchronous
circuits, which represent the lion's share of today's logic designs. Counter-
intuitive arithmetic rules result in steeper learning curves and provide a
fertile ground for subtle bugs in designs. Finally, support for procedural
generation of logic (metaprogramming) through "generate" statements is very
limited and restricts the ways code can be made generic, reused and organized.

The Migen FHDL library replaces the event-driven paradigm with the notions
of combinatorial and synchronous statements, has arithmetic rules that make
integers always behave like mathematical integers, and most importantly allows
the design's logic to be constructed by a Python program. This last point
enables hardware designers to take advantage of the richness of
the Python language - object oriented programming, function parameters,
generators, operator overloading, libraries, etc. - to build well organized,
reusable and elegant designs.

Current maintainer: Elvira Khabirova

List of contributors

List of rpms provided by this srpm:

  • python3-module-migen
ACL:
     
    design & coding: Vladimir Lettiev aka crux © 2004-2005, Andrew Avramenko aka liks © 2007-2008
    current maintainer: Michael Shigorin